This paper briefly introduces side channel attacks on cryptographic hardware with special emphasis on differential power analysis(DPA). Based on existing countermeasures against DPA, design method combining power equalization for synchronous and combinatorialcircuits has been proposed. AES algorithm has been implemented in Xilinx Spartan II-E field programmable gate array (FPGA) deviceusing the standard and power-equalized methods. Power traces for DPA have been collected using XPower tool. Simulation results showthat standard AES implementation can be broken after N=500 encryptions, while power-equalized counterpart shows no correlation between power consumption and the cipher key after N=2000 encryptions.
Authors
- Marek Strachacki,
- prof. dr hab. inż. Stanisław Szczepański link open in new tab
Additional information
- Category
- Publikacja w czasopiśmie
- Type
- artykuł w czasopiśmie wyróżnionym w JCR
- Language
- angielski
- Publication year
- 2010
Source: MOSTWiedzy.pl - publication "Power equalization of AES FPGA implementation" link open in new tab
